| FORM PTO-1449 (REV. 7-80) | | | | ATTY. DOCKET NO. | | | SERIAL NO. | | |
|--|---|--|------------------|-------------------------|----------|--------------|------------|---------------------------------|--|
| LIST OF DOCUMENTS CITED BY APPLICANT | | | | TI-33423A | | | | | |
| | | | | | | | TBD- | | |
| | (Use several sheets if necessary) | | | | | | 10/762,163 | | |
| | | | | APPLICANT: Yunus et al. | | | | | |
| | | | | FILING DATE GROUP | | | | | |
| | | | Herewith | | | 2824 TBD | | | |
| U.S. PATENT DOCUMENTS | | | | | | | | | |
| *EXAMINER | DOCUMENT | | | | | | | | |
| NITIAL | NUMBER | DATE | NAME | | CLASS | SUBCLASS | | FILING DATE (IF APPROPRIATE) | |
| 3E0 | US 6,213,347 B1 | 04/10/01 | Thomas | | 222 | 52 | | 04/30/1999 | |
| | US 6,228,680 B1 | 05/08/01 | Thomas | | 438 | 108 | | 05/01/1999 | |
| 150 | US 6,245,583 B1 5,801,446 | 06/12/01 09/01/98 | Amador et al. | | 438 | 14 | | 04/30/1999 | |
| 1 7 EV | 3,001,440 | 09/01/98 | DiStefano et al. | | 257 | 778 | | 03/28/1995 | |
| | | | | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | | | |
| | TRANSI | | | | | | | TRANSLATION | |
| | DOCUMENT NUMBER | DATE | CO1 | NITDV | CLASS | | ļ ,,, | | |
| | NOMBER | DATE | COUNTRY | | (1) | 133 | SU B | | |
| | | | | | | | CL | | |
| | | L_ | | | 1 | | AS S | | |
| | | | | | | | | YES NO | |
| | | | | | <u> </u> | | | | |
| OTHER NON DATENT DOCUMENTS | | | | | | | | | |
| OTHER NON-PATENT DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) "A Silicon and Aluminum Dynamic Memory Technology" Larsen, IBM J. Res. Develop. Vol 24. No. | | | | | | | | | |
| SEO | 3, May 1980, pp. 258-282 | | | | | | | | |
| | "Calculated Thermally Induced Stresses In Adhesively Bonded and Soldered Assemblies" Suhir. | | | | | | | | |
| | AT&T Bell Laboratories, Murray Hill, New Jersey 07974, pp. 383-392 | | | | | | | | |
| | "Clasp Ceramic Column Grid Array Technology for Flip Chip Carriers", Ray et al., Advanced | | | | | | | | |
| | Packaging Technologies Tutorial, SEMICON West 99, pp. A-1 – A-7 "Controlled Collapse Reflow Chip Joining", Miller, IBM Components Division, May 1969, pp. 239- | | | | | | | | |
| | 250 | | | | | | | | |
| | "Die Attachment Des | "Die Attachment Design and Its Influence on Thermal Stresses, Suhir, AT&T Bell Laboratories. | | | | | | | |
| | Murray Hill, New Jersey 07974, pp. 508-517 | | | | | | | | |
| | "Geometric Optimization of Controlled Collapse Interconnections", Goldmann, IBM Components Division, Fishkill, New York, May, 1969, pp. 251-265 | | | | | | | | |
| | "Reliability of Controlled Collapse Interconnections", Norris et al., IBM Components Division, May, | | | | | | | | |
| | 1969, pp. 266-271 | 1969, pp. 266-271 | | | | | | | |
| | "SLT Device Metallurgy and Its Monolithic Extension", Totta et al., IBM J. Res. Develop. May 1969, | | | | | | | | |
| | pp. 226-238. | | | | | | | | |
| | 286-296 | "Studies of the SLT Chip Terminal Metallurgy", Berry et al., IBM J. Res. Develop., May 1969, pp. 286-296 | | | | | | | |
| | "The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking", van | | | | | | | | |
| 11 | Kessel, et al.,, 1983 IEEE, pp. 237-244 | | | | | | | | |
| "Parametric Study of Temperature Profiles in Chips Joined by Controlled Collapse | | | | | | | | | |
| Techniques", Oktay, IBM Components Division, May 1969, pp. 272-285 | | | | | | | | | |
| EXAMINER | | | DATE CONSIDERED | | | | | | |
| Kus E. Owen | | | 8.22-04 | | | | | | |
| *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 600: Draw line through citation is incomparable. | | | | | | | | t considered I | |
| of this form with next communication to applicant. | | | | | | | | | |